48 lines
1.1 KiB
Plaintext
48 lines
1.1 KiB
Plaintext
|
|sigdel
|
||
|
|
phinc[0] => Add0.IN14
|
||
|
|
phinc[1] => Add0.IN13
|
||
|
|
phinc[2] => Add0.IN12
|
||
|
|
phinc[3] => Add0.IN11
|
||
|
|
phinc[4] => Add0.IN10
|
||
|
|
phinc[5] => Add0.IN9
|
||
|
|
phinc[6] => Add0.IN8
|
||
|
|
phinc[7] => Add0.IN7
|
||
|
|
clk => acc[0].CLK
|
||
|
|
clk => acc[1].CLK
|
||
|
|
clk => acc[2].CLK
|
||
|
|
clk => acc[3].CLK
|
||
|
|
clk => acc[4].CLK
|
||
|
|
clk => acc[5].CLK
|
||
|
|
clk => acc[6].CLK
|
||
|
|
clk => acc[7].CLK
|
||
|
|
clk => acc[8].CLK
|
||
|
|
clk => acc[9].CLK
|
||
|
|
clk => acc[10].CLK
|
||
|
|
clk => acc[11].CLK
|
||
|
|
clk => acc[12].CLK
|
||
|
|
clk => acc[13].CLK
|
||
|
|
clr_n => acc[0].ACLR
|
||
|
|
clr_n => acc[1].ACLR
|
||
|
|
clr_n => acc[2].ACLR
|
||
|
|
clr_n => acc[3].ACLR
|
||
|
|
clr_n => acc[4].ACLR
|
||
|
|
clr_n => acc[5].ACLR
|
||
|
|
clr_n => acc[6].ACLR
|
||
|
|
clr_n => acc[7].ACLR
|
||
|
|
clr_n => acc[8].ACLR
|
||
|
|
clr_n => acc[9].ACLR
|
||
|
|
clr_n => acc[10].ACLR
|
||
|
|
clr_n => acc[11].ACLR
|
||
|
|
clr_n => acc[12].ACLR
|
||
|
|
clr_n => acc[13].ACLR
|
||
|
|
phase[0] <= acc[6].DB_MAX_OUTPUT_PORT_TYPE
|
||
|
|
phase[1] <= acc[7].DB_MAX_OUTPUT_PORT_TYPE
|
||
|
|
phase[2] <= acc[8].DB_MAX_OUTPUT_PORT_TYPE
|
||
|
|
phase[3] <= acc[9].DB_MAX_OUTPUT_PORT_TYPE
|
||
|
|
phase[4] <= acc[10].DB_MAX_OUTPUT_PORT_TYPE
|
||
|
|
phase[5] <= acc[11].DB_MAX_OUTPUT_PORT_TYPE
|
||
|
|
phase[6] <= acc[12].DB_MAX_OUTPUT_PORT_TYPE
|
||
|
|
phase[7] <= acc[13].DB_MAX_OUTPUT_PORT_TYPE
|
||
|
|
|
||
|
|
|