fpga-lab-2/Top/niosII/niosII.cmp

12 lines
382 B
Plaintext
Raw Normal View History

2022-10-18 16:52:06 +03:00
component niosII is
port (
clk_clk : in std_logic := 'X'; -- clk
reset_reset_n : in std_logic := 'X'; -- reset_n
sem_export_train : in std_logic := 'X'; -- train
sem_export_red : out std_logic; -- red
sem_export_yellow : out std_logic; -- yellow
sem_export_green : out std_logic -- green
2022-10-18 16:52:06 +03:00
);
end component niosII;