ivan-igorevich
/
fpga-lab-2
0
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
13 Commits 3 Branches 0 Tags 2.3 MiB
Verilog 67.2%
SystemVerilog 23%
HTML 8.8%
Tcl 0.7%
Stata 0.1%
Go to file
Ivan I. Ovchinnikov 1589af18e7 sem ram widening correct, generate testbench in PD was needed 2022-12-19 22:48:11 +03:00
HDL sem ram widening correct, generate testbench in PD was needed 2022-12-19 22:48:11 +03:00
Testbench/dec sem ram widening correct, generate testbench in PD was needed 2022-12-19 22:48:11 +03:00
Top sem ram widening correct, generate testbench in PD was needed 2022-12-19 22:48:11 +03:00
.gitignore gitignore update 2022-12-08 16:05:35 +03:00