fpga-lab-2/Testbench/sigdel/db/sigdel.sld_design_entry.sci