ivan-igorevich
/
fpga-lab-2
0
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
26 Commits 3 Branches 0 Tags 7.2 MiB
Verilog 67.2%
SystemVerilog 23%
HTML 8.8%
Tcl 0.7%
Stata 0.1%
Go to file
Ivan I. Ovchinnikov e53eb0ff97 done lr4, programmed hardware 2023-02-07 16:10:37 +03:00
HDL done lr4, programmed hardware 2023-02-07 16:10:37 +03:00
Testbench done lr4, programmed hardware 2023-02-07 16:10:37 +03:00
Top done lr4, programmed hardware 2023-02-07 16:10:37 +03:00
.gitignore wip lab4, phase inc+sine 2023-01-27 11:15:11 +03:00