ivan-igorevich
/
fpga-lab-2
0
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
fpga-lab-2/Top/software/semafor/transcript

2 lines
73 B
Plaintext
Raw Blame History

# Reading C:/Software/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
Reference in New Issue View Git Blame Copy Permalink