2023-01-27 18:04:01 +03:00
|
|
|
/*
|
|
|
|
|
WARNING: Do NOT edit the input and output ports in this file in a text
|
|
|
|
|
editor if you plan to continue editing the block that represents it in
|
|
|
|
|
the Block Editor! File corruption is VERY likely to occur.
|
|
|
|
|
*/
|
|
|
|
|
/*
|
|
|
|
|
Copyright (C) 2018 Intel Corporation. All rights reserved.
|
|
|
|
|
Your use of Intel Corporation's design tools, logic functions
|
|
|
|
|
and other software and tools, and its AMPP partner logic
|
|
|
|
|
functions, and any output files from any of the foregoing
|
|
|
|
|
(including device programming or simulation files), and any
|
|
|
|
|
associated documentation or information are expressly subject
|
|
|
|
|
to the terms and conditions of the Intel Program License
|
|
|
|
|
Subscription Agreement, the Intel Quartus Prime License Agreement,
|
|
|
|
|
the Intel FPGA IP License Agreement, or other applicable license
|
|
|
|
|
agreement, including, without limitation, that your use is for
|
|
|
|
|
the sole purpose of programming logic devices manufactured by
|
|
|
|
|
Intel and sold by Intel or its authorized distributors. Please
|
|
|
|
|
refer to the applicable agreement for further details.
|
|
|
|
|
*/
|
|
|
|
|
(header "symbol" (version "1.1"))
|
|
|
|
|
(symbol
|
|
|
|
|
(rect 0 0 496 184)
|
|
|
|
|
(text "niosII" (rect 234 -1 254 11)(font "Arial" (font_size 10)))
|
|
|
|
|
(text "inst" (rect 8 168 20 180)(font "Arial" ))
|
|
|
|
|
(port
|
|
|
|
|
(pt 0 72)
|
|
|
|
|
(input)
|
|
|
|
|
(text "clk_clk" (rect 0 0 27 12)(font "Arial" (font_size 8)))
|
|
|
|
|
(text "clk_clk" (rect 4 61 46 72)(font "Arial" (font_size 8)))
|
|
|
|
|
(line (pt 0 72)(pt 192 72)(line_width 1))
|
|
|
|
|
)
|
|
|
|
|
(port
|
|
|
|
|
(pt 0 152)
|
|
|
|
|
(input)
|
|
|
|
|
(text "reset_reset_n" (rect 0 0 56 12)(font "Arial" (font_size 8)))
|
|
|
|
|
(text "reset_reset_n" (rect 4 141 82 152)(font "Arial" (font_size 8)))
|
|
|
|
|
(line (pt 0 152)(pt 192 152)(line_width 1))
|
|
|
|
|
)
|
|
|
|
|
(port
|
|
|
|
|
(pt 0 112)
|
|
|
|
|
(output)
|
|
|
|
|
(text "conduit_end_writeresponsevalid_n" (rect 0 0 135 12)(font "Arial" (font_size 8)))
|
|
|
|
|
(text "conduit_end_writeresponsevalid_n" (rect 4 101 196 112)(font "Arial" (font_size 8)))
|
|
|
|
|
(line (pt 0 112)(pt 192 112)(line_width 1))
|
|
|
|
|
)
|
|
|
|
|
(drawing
|
|
|
|
|
(text "clk" (rect 177 43 372 99)(font "Arial" (color 128 0 0)(font_size 9)))
|
|
|
|
|
(text "clk" (rect 197 67 412 144)(font "Arial" (color 0 0 0)))
|
|
|
|
|
(text "conduit_end" (rect 123 83 312 179)(font "Arial" (color 128 0 0)(font_size 9)))
|
|
|
|
|
(text "writeresponsevalid_n" (rect 197 107 514 224)(font "Arial" (color 0 0 0)))
|
|
|
|
|
(text "reset" (rect 163 123 356 259)(font "Arial" (color 128 0 0)(font_size 9)))
|
|
|
|
|
(text "reset_n" (rect 197 147 436 304)(font "Arial" (color 0 0 0)))
|
|
|
|
|
(text " niosII " (rect 470 168 988 346)(font "Arial" ))
|
|
|
|
|
(line (pt 192 32)(pt 304 32)(line_width 1))
|
|
|
|
|
(line (pt 304 32)(pt 304 168)(line_width 1))
|
|
|
|
|
(line (pt 192 168)(pt 304 168)(line_width 1))
|
|
|
|
|
(line (pt 192 32)(pt 192 168)(line_width 1))
|
|
|
|
|
(line (pt 193 52)(pt 193 76)(line_width 1))
|
|
|
|
|
(line (pt 194 52)(pt 194 76)(line_width 1))
|
|
|
|
|
(line (pt 193 92)(pt 193 116)(line_width 1))
|
|
|
|
|
(line (pt 194 92)(pt 194 116)(line_width 1))
|
|
|
|
|
(line (pt 193 132)(pt 193 156)(line_width 1))
|
|
|
|
|
(line (pt 194 132)(pt 194 156)(line_width 1))
|
|
|
|
|
(line (pt 0 0)(pt 496 0)(line_width 1))
|
|
|
|
|
(line (pt 496 0)(pt 496 184)(line_width 1))
|
|
|
|
|
(line (pt 0 184)(pt 496 184)(line_width 1))
|
|
|
|
|
(line (pt 0 0)(pt 0 184)(line_width 1))
|
|
|
|
|
)
|
|
|
|
|
)
|
