fpga-lab-2/HDL/IP/sinelut_inst.v

sinelut	sinelut_inst (
	.address ( address_sig ),
	.clock ( clock_sig ),
	.q ( q_sig )
	);