fpga-lab-2/Top/niosII/niosII_bb.v

11 lines
174 B
Coq
Raw Normal View History

2022-10-18 16:52:06 +03:00
module niosII (
clk_clk,
conduit_end_writeresponsevalid_n,
reset_reset_n);
2022-10-18 16:52:06 +03:00
input clk_clk;
output conduit_end_writeresponsevalid_n;
2022-10-18 16:52:06 +03:00
input reset_reset_n;
endmodule