fpga-lab-2/Top/niosII/niosII_bb.v

9 lines
96 B
Coq
Raw Normal View History

2022-10-18 16:52:06 +03:00
module niosII (
clk_clk,
reset_reset_n);
input clk_clk;
input reset_reset_n;
endmodule