ivan-igorevich
/
fpga-lab-2
0
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
7 Commits 3 Branches 0 Tags 7.2 MiB
Verilog 67.2%
SystemVerilog 23%
HTML 8.8%
Tcl 0.7%
Stata 0.1%
Go to file
Ivan I. Ovchinnikov 56257bbcaf pt2 done, qsys added, compiled successfully 2022-10-19 13:25:43 +03:00
HDL pt 1. initial sources 2022-10-18 16:10:29 +03:00
Testbench/dec pt2.1 empty top level project 2022-10-18 16:36:43 +03:00
Top pt2 done, qsys added, compiled successfully 2022-10-19 13:25:43 +03:00
.gitignore initial + gitignore 2022-10-18 16:05:54 +03:00