ivan-igorevich
/
fpga-lab-2
0
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
2 Commits 3 Branches 0 Tags 7.2 MiB
Verilog 67.2%
SystemVerilog 23%
HTML 8.8%
Tcl 0.7%
Stata 0.1%
Go to file
Ivan I. Ovchinnikov ec65e89bbb pt 1. initial sources 2022-10-18 16:10:29 +03:00
HDL pt 1. initial sources 2022-10-18 16:10:29 +03:00
Testbench/dec pt 1. initial sources 2022-10-18 16:10:29 +03:00
.gitignore initial + gitignore 2022-10-18 16:05:54 +03:00