fpga-lab-2/Top/niosII/niosII_inst.vhd

22 lines
884 B
VHDL
Raw Normal View History

2023-01-24 12:46:22 +03:00
component niosII is
2022-10-18 16:52:06 +03:00
port (
clk_clk : in std_logic := 'X'; -- clk
reset_reset_n : in std_logic := 'X'; -- reset_n
sem_export_train : in std_logic := 'X'; -- train
sem_export_red : out std_logic; -- red
sem_export_yellow : out std_logic; -- yellow
sem_export_green : out std_logic -- green
2022-10-18 16:52:06 +03:00
);
2023-01-24 12:46:22 +03:00
end component niosII;
u0 : component niosII
2022-10-18 16:52:06 +03:00
port map (
clk_clk => CONNECTED_TO_clk_clk, -- clk.clk
reset_reset_n => CONNECTED_TO_reset_reset_n, -- reset.reset_n
sem_export_train => CONNECTED_TO_sem_export_train, -- sem_export.train
sem_export_red => CONNECTED_TO_sem_export_red, -- .red
sem_export_yellow => CONNECTED_TO_sem_export_yellow, -- .yellow
sem_export_green => CONNECTED_TO_sem_export_green -- .green
2022-10-18 16:52:06 +03:00
);
2023-01-24 12:46:22 +03:00