ivan-igorevich
/
fpga-lab-2
0
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
10 Commits 3 Branches 0 Tags 7.2 MiB
Verilog 67.2%
SystemVerilog 23%
HTML 8.8%
Tcl 0.7%
Stata 0.1%
Go to file
Ivan I. Ovchinnikov f6d43e003a pt3.12 modelled 2022-10-24 22:35:24 +03:00
HDL pt 1. initial sources 2022-10-18 16:10:29 +03:00
Testbench/dec pt2.1 empty top level project 2022-10-18 16:36:43 +03:00
Top pt3.12 modelled 2022-10-24 22:35:24 +03:00
.gitignore pt3.1-7 software project creation, branching for hardware and simulation settings 2022-10-19 15:03:52 +03:00