fpga-lab-2/Top/niosII/synthesis
Ivan I. Ovchinnikov dad79c26fb wip lab4, nios connected, ready to program 2023-01-27 18:04:01 +03:00
..
submodules wip lab4, nios connected, ready to program 2023-01-27 18:04:01 +03:00
niosII.debuginfo wip lab4, nios connected, ready to program 2023-01-27 18:04:01 +03:00
niosII.qip wip lab4, nios connected, ready to program 2023-01-27 18:04:01 +03:00
niosII.regmap reported lr2 + individual 2023-01-18 16:45:45 +03:00
niosII.v wip lab4, nios connected, ready to program 2023-01-27 18:04:01 +03:00